A low-noise, low-power, high-bandwidth, radiation hard, silicon bipolar fullcustom integrated circuit (IC) containing 64 channels of analog signal processing has been developed for the SDC silicon tracker. The IC was designed and tested at LBL and was fabricated using AT&T' s CBIC-U2, 4 GHz fT complementary bipolar technology. Each channel contains the following functions: low-noise preamplification, pulse shaping and threshold discrimination.
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For a 14 pF detector capacitance, the measured equivalent noise charge is 1300 e-rms at a power consumption of 1 mW/ Figure 1 . Conceptual layout of detector module. channel from a single 3.5 V supply. A 16 nsec time-walk for 1.25 to 10 fC signals is achieved using a time-walk compensa-i.e., UP to a fluence of 1014 cme2 and an ionizing dose of tion network. Irradiation tests at TRIUMF to a tons/cm2 have been performed on the IC, demonstrating the 1. Equivalent noise charge Q, 5 1400 e-rms (C,=15 pF); radiation hardness of the complementary bipolar process.
2. Comparator threshold Q 2 44,;
3. Time resolution < 12 ns (1.25 < Q, < 10 fC);
4. Double-pulse resolution I66ns (successive 4 fC signals); 5. Power dissipation 2 1 mW per analog channel. The design is specified to include at the outset all parasitic conThe SDC silicon tracker ill, which consists of approxi-tributions and parameter changes anticipated until the end of mately 17 m2 of instrumented silicon strip detectors with over the operational lifetime. System performance would initially be 6 million electronics channels, is composed of a barrel region superior to design specifications, and gradually degrade with consisting of concentric cylindrical layers of double-sided sili-time. con strip detectors, which provide axial and small-angle stereo
The 12 cm long strips are ac coupled to the electronics and measurements. Double-sided disk detector arrays on each end have a 15 pF total capacitance. Each detector contains 640 of the barrel complete the system. Each double-sided detector strips per side (Figure 1 ). To connect all strips, the electronic is 300 pm thick and has a strip pitch of 50 pm. A strip length of pitch has to be < 50 p m to compensate for the dead space at the 12 cm was chosen to minimize the number of readout ICs and chip periphery and between ICs. To minimize this dead space, associated material in the readout hybrid.
bias and control signals are bussed across the IC, with pads on The frontad electronics chain is subdivided into two sep-opposite sides, to allow direct chip-to-chip interconnection ante ICs. Low-noise preamplification, pulse shaping, and rather than chip to substrate. This arrangement also simplifies threshold discrimination are provided by an analog bipolar trace routing on the readout hybrid. with a reduction in area chip. while time stamping, data buffering and sparse readout and material.
are provided by a digital CMOS data storage chip. This combiSince the silicon tracker has several million channels of nation yields the lowest overall power with a minimal penalty electronics, reliable control of cross-talk and any other causes in total chip area. The detector and the two ICs are wire bonded of spurious hits is of extreme importance. Data and control sigtogether to form the full frontad detector module. This paper nals to and from the module use differential lines to minimize reports the design and test results of the first prototype 64-the effect of voltage drops (especially on the threshold lines) channel analog IC for the SDC silicon tracker. and reduce coupling from the cables to the input amplifiers A few pr"ary system performance criteria translate to the through the detector strips. Signal transmission in the front-end following electronic design parameters 121, which need to be chain between the analog and digital ICs is by a localized loop maintained throughout the operational lifetime of the detector, that allows s e p t i o n of the analog and digital grounds. Good threshold control is critical, so the absolute value of the thresh- 
B. Architecture
A data driven, fully asynchronous architecture is used. The front-end circuitry requires no external clocking to acquire signals and become ready for the next hit. Continuous shaping integrates the signal current and returns to baseline automatically. If the signal exceeds a selectable threshold, the time of m m n c e is recorded (in bins corresponding to beam cmssings) and stored until receipt of a level 1 trigger accept. Figure 2 shows a single channel block diagram. The first stage is a low-noise charge-sensitive preamplifier, which integrates the current pulse delivered by the silicon ship detector. The voltage signal at the output of the integrator is then amplified and further filtered by a dc-coupled gain stage followed by an ac-coupled amplifier. The thud stage is ac coupled since the high gain provided by the three cascaded stages would result in excessive dc base line shift at the comparator input. After the third stage the signal path becomes fully differential. The second input of the differential amplifier is biased from a dummy amplifier that is a replica of the ac amplifier. The biasing stage is included in each channel to minimize channel-tochannel variations.
Due to the marginal gain-bandwidth product obtainable with the CBIC-U2 process within the required power dissipa- Besides defining the threshold, the comparator also serves as a simple leadingedge timing discriminator. As such, a major problem in achieving the time resolution specification is time walk with amplitude variations, that is, for a fixed threshold and constant peaking time, signals with higher peak amplitudes will cross the threshold earlier than smaller signals. Most of the time shift occurs at small overdrives. To maintain singlebunch resolution a simple walk compensation circuit was included. This network utilizes a second comparator to insert an additional delay for larger signals. The signal threshold at which the delay is switched in is set by a separate differential delay control signal, similar to the threshold control.
The comparator output is amplified and fed to the digital IC as a current signal. The goal is to maintain a high impedance between the power supplies feeding the two ICs, so that analog and digital power and ground can be isolated to avoid coupling.
The severe limitations on power consumption and space dictated a design philosophy of simplicity. Many of the circuit functions could have been done with mote elegant and/or higher performance topologies, but device count and current were the highest priority. The IC operates from a single 3.5 V supply at a 1 mW/channel power consumption. 
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C. Circuit Blocks
The integrator is configured as a single-stage commonemitter cascode amplifier ( Figure 3 ) with an active load and an RC network in the feedback loop. The most critical parameter in the charge-sensitive preamplifier is the bias current in the input device Q1, which determines the speed and noise. For a shaping time of 2=35 ns and a strip capacitance of C,=15 pF, a nominal input transistor current of 140 pA is needed for minimum noise. To preserve full control of this parameter, hl is set extemally through a low-noise current mirror (Q4 and %) common to all channels on a chip. Values for C, and Rf are the result of copious SPICE simulations, including on-and offchip parasitics as well as process variations, with the objective of maximizing the gain while preserving adequate stability and speed response. An "active cascode" circuit (formed by Q2. Qs and b) is used to reduce the cross-coupling through the common line at the base of 4 2 that a regular cascode would require. Diode Qg is added for input protection, and a 100 fF calibration/test capacitor is included at the input of each channel.
With the nominal strip capacitance of 15 pF, the integrator has a gain of 2 mV/fC with a shaping time of 20 ns (peaking frequency of 11 MHz). The mid-frequency equivalent input noise voltage and current spectraJ density is 1.7 nV/dHz and 0.7 PA/ dHz respectively. The preamplifier consumes 525 pW, approximately one half of the total power budget.
The dc amplifier is configured as a two-stage series-shunt feedback circuit. The series-shunt feedback provides broad band gain and a high input impedance, necessary to avoid loading the integrator. The amplifier has a voltage gain of 20 db with an f-3dB=12 MHZ at a power dissipation of 110 pW.
The ac amplifier is a single-stage common-emitter circuit with shunt feedback connected as a simple inverter amplifier.
The ac amplifier provides a gain of 4 to the shaped signal (equivalent to a voltage gain of approximately 20 dl3 at a peaking frequency of 10 MHz) with an 80 p W power consumption. The repl-ica bias circuit has the same configuration as the ac amplifier, to provide the exact same quiescent voltage at the second input of the differential circuit in the threshold and delay control blocks.
The threshold block is configured as a simple differential amplifier. The gain is set to a low value (-2) to reduce the contribution of the transistor's offset on the effective threshold power dissipation of 55 pW. The delay control block has the same configuration and characteristics as the threshold circuit The differential output of the threshold circuit is the end of the amplifier/shaper cascade. Figure 4 shows the simulated small signal voltage gain response in dEi vs. frequency for each of the stages and for the overall transfer function with the 15 pF source capacitor. As mentioned above, all stages exhibit similar bandwidth with no stage contributing a dominant pole. The overall transfer function has a peak voltage gain of 4500 at 10 MHz. The cascade of amplifiers delivers a shaped signal with an overall gain of 170 mV/fC. signal is adequate because it drives a receiver on the digital chip that is only a bond wire away, with a minimum of node parasitics. To comply with the design philosophy of localized loops -in order to separate analog and digital grounds -the emitters of Qss on all channels are tied to a separate ground on the chip, which would then be wire bonded to the ground on the digital IC. The transistors (Q5l. Q53) which drive the output current mirror have a high output impedance to provide noise immunity from the digital ground. The electronic channel was laid out on a 40 pm pitch to allow direct bonding to the 50 vm pitch detector strips as explained above. Given that 40 pm is the minimum dimension of the pnp transistor in the CBIC-U2 technology, the channel layout is basically linear, i.e., one transistor after the other. The 64channel chip measures 6.8 mm x 3.1 nun.
III. MEASUREMENTS
The integrator is a critical element in the analog signal processing since it primarily defines the noise of the frontend electronics. A special test structure containing 16 integrators was laid out to permit complete characterization of this critical block. Of special interest is the noise performance of the integrator and its degradation with irradiation. To this end, a number of 16-integmtor test structures were irradiated under bias at TRIUMF with 500 MeV protons up to a fluence of @ = l~l O '~ p/cm2 representing an ionizing dose of approximately 4.5 Mrad. Figure 7 shows the output nake voltage spectrum in pV/ {Hz of a typical integrator before and after exposure with a 15 pF source capacitor. The smooth curve is the simulated performance. The first observation is the close agreement between measured and simulated results, which testifies on the completeness and robustness of SPICE models for the bipolar transistor. There is no significant change in the noise performance with irradiation at high frequency, as expected. At low frequency, the noise spectrum inaeases approximately by 42, indicating a drop in B of Q1 consistent with previous measurements on single transistors. There was also no significant change in gain with irradiation. These measurements support the use of complementary bipolar technolo y up to the radiaIn the SDC silicon tracker [ll the average hit rate from particles in a strip is in the range of 1x104 to 2x16 s-'. The threshold is set such that the rate of noise hits is lower than the rate of true hits. To perform noise measurements, the threshold was set for a rate of noise hitsfn=2xld s-'. A signal rate of 500 tion hardness specification of @ = l~l O '~ cm-9 and beyond. ks-' was used to allow counting down to a few percent. Measurements were performed at the nominal power dissipation of 1 mW/channel from a 3.5 V supply. Figure 8 shows the ratio of output hits divided by the signal rate as a function of input charge. The rms equivalent noise charge (ENC) was obtained by doing a regression and calculating the deviation from 84% (or 16%) to 50%. The equivalent charge threshold is given by the 50% point. With a 14 pF source capacitor the single channel noise is 1300 e-rms. The multiple channel noise is 1500 erms, as measured with 7 pF capacitors between adjacent channels. There is approximately a k 10% uncertainty in the accuracy of the results, dominated by capacitor tolerance. Measurements indicate that a threshold-to-noise mtio of 4 results in a rate of noise hits of approximately 7 x l d s-'. Figure 9 shows the amplified output waveform for input signals from 1.25 to 10 fC, with the threshold set at 1 E. With the walk compensation turned off, there is a monotonic delay response to signal amplitude with a 25 ns time resolution for the dynamic range of interest. With the walk compensation active the delay response, although non-monotonic, results in a 16 ns time resolution. As fabricated the compensation delay is less than desired, marginally achieving single beam crossing resolution. Figure 9 also shows that the comparator gain is marginal, since pulses for Q,I1.5 fC should saturate to make the timing response less sensitive to the subsequent digital threshold. Table 1 summarizes the results of the analog fiontend integrated circuit. A number of 64channel ICs were also irradiated under bias at TRIUMF with 500 MeV protons. All 64 channels on the chip were functional after exposure to a fluence @ = l~l O '~ p/cm2. More detailed analysis of the post-radiation performance is underway.
IV; SUMMARY AND CONCLUSIONS
A low-noise, low-power, high-bandwidth, radiation hard, silicon bipolar full-custom integrated circuit (IC) containing 64 channels of analog signal processing was developed for the SDC silicon tracker. Performance has been demonstrated after exposure to a fluence of lx1014 cm5 (500 MeV protons). This is the first production-oriented readout IC to demonstrate the analog front-end performance required by future high luminosity colliders, such as SSC and LHC. Higher density complementary bipolar processes now available allow a substantial reduction in die size to c 5 mm. These processes feature faster transistors and increased radiation resistance.
V. ACKNOWLEDGMENTS
